XC5VLX110T-1FFG1136C

XC5VLX110T-1FFG1136C Description Using the second generation ASMBL™ (Advanced Silicon Modular Block) column-based architecture, the Virtex-5 family contains five distinct platforms (sub-families), the most choice offered by any FPGA family. Each platform contains a different ratio of features to address the needs of a wide variety of advanced logic designs. In addition to the most advanced, high-performance logic fabric, Virtex-5 FPGAs contain many hard-IP system level blocks, including powerful 36-Kbit block RAM/FIFOs, second generation 25 x 18 DSP slices, SelectIO™ technology with built-in digitally-controlled impedance, ChipSync™ source-synchronous interface blocks, system monitor functionality, enhanced clock management tiles with integrated DCM (Digital Clock Managers) and phase-locked-loop (PLL) clock generators, and advanced configuration options. Additional platform dependant features include power-optimized high-speed serial transceiver blocks for enhanced serial connectivity, PCI Express® compliant integrated Endpoint blocks, tri-mode Ethernet MACs (Media Access Controllers), and high-performance PowerPC® 440 microprocessor embedded blocks.
These features allow advanced logic designers to build the highest levels of performance and functionality into their FPGA-based systems. Built on a 65-nm state-of-the-art copper process technology, Virtex-5 FPGAs are a programmable alternative to custom ASIC technology. Most advanced system designs require the programmable strength of FPGAs. Virtex-5 FPGAs offer the best solution for addressing the needs of high-performance logic designers, high-performance DSP designers, and high-performance embedded systems designers with unprecedented logic, DSP, hard/soft microprocessor, and connectivity capabilities.
The Virtex-5 LXT, SXT, TXT, and FXT platforms include advanced high-speed serial connectivity and link/transaction layer capability. XC5VLX110T-1FFG1136C
Features
• Five platforms LX, LXT, SXT, TXT, and FXT
• Cross-platform compatibility
• Most advanced, high-performance, optimal-utilization, FPGA fabric
• Powerful clock management tile (CMT) clocking
• 36-Kbit block RAM/FIFOs
• High-performance parallel SelectIO technology
• Advanced DSP48E slices
• Flexible configuration options
• System Monitoring capability on all devices
• Integrated Endpoint blocks for PCI Express Designs
• Tri-mode 10/100/1000 Mb/s Ethernet MACs
• RocketIO GTP transceivers 100 Mb/s to 3.75 Gb/s
• RocketIO GTX transceivers 150 Mb/s to 6.5 Gb/s
• PowerPC 440 Microprocessors
• 65-nm copper CMOS process technology
• 1.0V core voltage
• High signal-integrity flip-chip packaging available in standard or Pb-free package options